

Database Vectorized

StarRocks

康凯森



StarRocks Database Vectorized





Database Vectorized

Thinking Vectorized





How To Build A Fast Database: Pre Process VS Runtime Process



- Materialized View
- •Aggregate Data When Load
- •Index

The more pre process, The less runtime process

•Cache



S DATA ROCKS



How To Build A Fast Database: Architecture Perspective

- •Level 1: Optimized Multiple Nodes
- •Level 2: Optimized Multiple Cores
- •Level 3: Optimized Single Core

Level 1: Cluster











Generate "Best" Execution Plan

Optimized Multiple Nodes

Optimized Multiple Cores

Process Data Fast

Transfer Data Less And Fast



Read Data Less And Fast



- Partition And Bucket Prune
- •Read Necessary Column
- Read Compressed Data
- Skip Data By Index
- •Skip Data By Metadata
- •Late Materialization
- **Operations On Encoded Data**
- Vectorized Process





- Shuffle By Column
- Compress Data By Column
- Global Runtime Filter
- **Operations On Encoded Data**
- Colocate Join
- **Replication Join**
- Bucket Shuffle Join





- Data Structure and Algorithms
- Vectorization
- SIMD
- Adaptive Strategy
- Cache Optimization
- C++ Low Level Optimization





How To Build A Fast Database: Resource Perspective

•Read Data Less And Fast (IO)

•**Transfer Data Less And Fast** (Network)

• Process Data Less And Fast (CPU & Memory)

S DATA ROCKS



StarRocks Database Vectorized





CPU Instruction Execution

Instruction Execution Stages

Fetch

Fetch instruction pointed by PC from I-Cache

Decode

- Decode instruction (generate control signals) Fetch operands from register file

Execute

- For a memory access: calculate effective address For an ALU operation: execute operation in ALU For a branch: calculate condition and target

Memory Access

- For load: read data from memory
- For store: write data into memory

Write Back

- Write result back to register file
- update program counter





CPU FrontEnd And Backend







CPU Time = Instruction Number * CPI * Clock Cycle Time





CPU Performance Analysis Top-Down Hierarchy





CPU Performance Analysis Top-Down Hierarchy





CPU Time











SISD



SIMD



SIMD Registers

[[maype_unusea]] const inputColumnTyp			0x22d7ac4	84	cmp \$0x2, %rax	
<pre>const auto* data = column->get_data()</pre>			0x22d7ac8	84	<u>jbe 0x22d7b63 <block 12=""></block></u>	
			0x22d7ace		Block 3:	
<pre>int64_t local_sum{};</pre>			0x22d7ace	84	mov %rdx, %rcx	
<pre>for (size_t i = 0; i < batch_size; ++</pre>	3.2%		0x22d7ad1	84	mov %rsi, %rax	
if constexpr (pt_is_datetime <pt>)</pt>			0x22d7ad4	84	pxor %xmm0, %xmm0	
// local_sum += data[i].to_un		Ŀ	0x22d7ad8	84	shr \$0x1, %rcx	
} else if constexpr (pt_is_date <p< th=""><th></th><th></th><th>0x22d7adb</th><th>84</th><th>shl \$0x4, %rcx</th><th></th></p<>			0x22d7adb	84	shl \$0x4, %rcx	
// local_sum += data[i].julia		IF.	0x22d7adf	84	add %rsi, %rcx	
} else if constexpr (pt_is_decima			0x22d7ae2	84	nopw %ax, (%rax,%rax,1)	
<pre>// local_sum += data[i];</pre>			0x22d7ae8		Block 4:	
} else if constexpr (pt_is_arithm			0x22d7ae8	92	movdqux (%rax), %xmm2	
<pre>local_sum += data[i];</pre>	7.6%		0x22d7aec	92	add \$0x10, %rax	
} else if constexpr (pt_is_decima			0x22d7af0	92	paddq %xmm2, %xmm0	
<pre>// local_sum += data[i];</pre>			0x22d7af4	84	cmp %rcx, %rax	
} else {			0x22d7af7	84	jnz 0x22d7ae8 <block 4=""></block>	
// static_assert(pt_is_fixedl			0x22d7af9		Block 5:	
}			0x22d7af9	84	movdqa %xmm0, %xmm1	

- xmm (128 bit wide register)
- ymm (256 bit wide register)
- zmm (512 bit wide register)



Many Ways to Vectorize

Compiler: Auto-vectorization (no change of code)

Compiler: Auto-vectorization hints (#pragma vector, ...)

> **Compiler: OpenMP* 4.0 and Intel[®] Cilk[™] Plus**

> > SIMD intrinsic class (e.g.: F32vec, F64vec, ...)

Vector intrinsic (e.g.: _mm_fmadd_pd(...), _mm_add_ps(...), ...)

Assembler code (e.g.: [v] addps, [v] addss, ...)



(Image: Intel)



Compile Auto Vectorize

- •Countable loop
- •Function call should be inline or simple math function
- •No data dependencies
- •No complex conditions





Compile Hint Vectorize: Restrict void batch_update(int* res, int* col, int size) { for (int i = 0; i < size; ++i) {</pre> *res += col[i];

Which is Faster ?

for (int i = 0; i < size; ++i) {</pre> *res += col[i];

void batch_update_restrict(int* __restrict res, int* __restrict col,



Compile Hint Vectorize: Restrict

```
__attribute__ ((noinline))
void batch_update(int* res, int* col, int size) {
   for(int i = 0;i < size; ++i) {</pre>
        *res += col[i];
   }
__attribute__ ((noinline))
void batch_update_restrict(int* __restrict res, int* __res
   for(int i = 0;i < size; ++i) {</pre>
        *res += col[i];
   }
```

Restrict Tells The Compile The Arrays In Distinct Locations In Memory





How to Ensure SIMD Instructions Used

[#10#kks@sandbox-sql ~ 22:34:07]\$g++ vector.cpp -o vector -std=c++17 -03 -fopt-info-vec-all -march=native vector.cpp:14:26: optimized: loop vectorized using 32 byte vectors vector.cpp:9:26: optimized: loop vectorized using 32 byte vectors vector.cpp:5:5: note: vectorized 2 loops in function.

[#12#kks@sandbox-sql ~ 22:40:22]\$g++ vector.cpp -o vector -std=c++17 -03 -fopt-info-vec-all -march=native vector.cpp:6:26: optimized: loop vectorized using 32 byte vectors vector.cpp:6:26: optimized: loop versioned for vectorization because of possible aliasing vector.cpp:6:26: optimized: loop vectorized using 16 byte vectors vector.cpp:5:6: note: vectorized 1 loops in function.

- •-fopt-info-vec-note
- •-fopt-info-vec-all

•-fopt-info-vec-optimized

•-fopt-info-vec-missed



How to Ensure SIMD Instructions Used



Many Ways to Vectorize

Compiler: Auto-vectorization (no change of code)

Compiler: Auto-vectorization hints (#pragma vector, ...)

> **Compiler: OpenMP* 4.0 and Intel[®] Cilk[™] Plus**

> > SIMD intrinsic class (e.g.: F32vec, F64vec, ...)

Vector intrinsic (e.g.: _mm_fmadd_pd(...), _mm_add_ps(...), ...)

Assembler code (e.g.: [v] addps, [v] addss, ...)



(Image: Intel)





•Load Store

•ADD, SUB, MUL, DIV, SQRT, MAX, MIN

•AND, OR, XOR, ANDN, ANDPS, ANDNPS





- •epi8/epi16/epi32/epi64
- •epu8/epu16/epu32/epu64



Vector Intrinsics



Categories

- □ Application-Targeted Arithmetic
- □ Bit Manipulation
- 🗆 Cast
- 🗆 Compare
- 🗆 Convert
- Cryptograp Elementary Math Functions
- G neral Support
- 🗆 Load
- 🗆 Logical
- 🗆 Mask
- □ Miscellaneous
- 🗆 Move
- □ OS-Targeted

and Reference.

• For questions about Intel intrinsics, visit the Intel[®] C++ Compiler board.

max	×
m512d _mm512_exp2a23_pd (m512d a)	vexp2pd
m512d _mm512_mask_exp2a23_pd (m512d src,mmask8 k,m512d a)	vexp2pd
m512d _mm512_maskz_exp2a23_pd (mmask8 k,m512d a)	vexp2pd
m512 _mm512_exp2a23_ps (m512 a)	vexp2ps
m512 _mm512_mask_exp2a23_ps (m512 src,mmask16 k,m512 a)	vexp2ps
m512 _mm512_maskz_exp2a23_ps (mmask16 k,m512 a)	vexp2ps
m512d _mm512_exp2a23_round_pd (m512d a, int sae)	vexp2pd
m512d _mm512_mask_exp2a23_round_pd (m512d src,mmask8 k,m512d a, int sae)	vexp2pd
m512d _mm512_maskz_exp2a23_round_pd (mmask8 k,m512d a, int sae)	vexp2pd
m512 _mm512_exp2a23_round_ps (m512 a, int sae)	vexp2ps
m512 _mm512_mask_exp2a23_round_ps (m512 src,mmask16 k,m512 a, int sae)	vexp2ps
m512 _mm512_maskz_exp2a23_round_ps (mmask16 k,m512 a, int sae)	vexp2ps
m512d _mm512 gmax pd (m512d a,m512d b)	vgmaxpd
m512d _mm/12_mask_gnax_pd (m512d src,mmask8 k,m512d a,m512d b)	vgmaxpd
m512 _mm5 2_gmax_ps (m512 a,m512 b)	vgmaxps
m512 _mm512 _mh_gmax_ps (m512 src,mmask16 k,m512 a,m512 b)	vgmaxps
m512 _mm512_gmaxabs_ps (m512 a,m512 b)	vgmaxabsps
m512 _mm512_mask_gmaxabs_ps (m512 src,mmask16 k,m512 a,m512 b)	vgmaxabsps
m512d _mm512_mask_gmin_pd (m512d src,mmask8 k,m512d a,m512d b)	vgminpd
m512 _mm512_mask_gmin_ps (m512 src,mmask16 k,m512 a,m512 b)	vgminps
m128i _mm_mask_max_epi16 (m128i src,mmask8 k,m128i a,m128i b)	vpmaxsw
m128i _mm_maskz_max_epi16 (mmask8 k,m128i a,m128i b)	vpmaxsw
m128i _mm_max_epi16 (m128i a,m128i b)	pmaxsw

https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html



Vector Intrinsics Examples: HLL Merge

- •Alignment
- Tail Process
- •Compatibility
- •Only Simple Operation

uint8_t* dst = _registers.data; for (int i = 0; i < loop; i++) {</pre> src += 32; dst += 32;

- for (int i = 0; i < HLL_REGISTERS_COUNT; i++) {</pre>
 - _registers.data[i] = std::max(_registers.data[i], other_registers[i]);

```
int loop = HLL_REGISTERS_COUNT / 32;
const uint8_t* src = other_registers;
   ___m256i xa = __mm256_loadu_si256((const ___m256i*)dst);
    __m256i xb = __mm256_loadu_si256((const __m256i*)src);
   _mm256_storeu_si256((__m256i*)dst, _mm256_max_epu8(xa, xb));
```

6X Performance Improvement

StarRocks Database Vectorized 03 2 Database Vectorized Database Vectorized Performance Basic





The Challenge Of Database Vectorized

Not Only The CPU SIMD

It's A Huge Performance Improvement Project Based On CPU







The Challenge Of Database Vectorized

- •Data Use Column Layout All Time: Disk, Memory, NetWork
- •All Operations Need To Be Vectorized
- •All Expressions Need To Be Vectorized
- •Use **SIMD** Instructions As Much As Possible
- •Redesign Memory Manage
- •Redesign Data Structure

•Overall Performance Improve 5x —— All Operations And Expressions Need Improve 5X





Database Vectorized: Disk Column Store



StarRocks Segment File

Ordinal Index Pages

Zone Map Pages

Bloom Filter Pages

Inverted Index Pages

Short Key Index

Data Region

Index Region



Database Vectorized: Memory Column Layout

	session_id	timestamp	source_ip	
Row1	1782398467	8/9/2021 4:36PM	87.10.109.110	
Row2	1763409210	8/9/2021 4:52PM	19.127.112.98	
Row3	1097619092	8/9/2021 5:15PM	10.98.72.46	
Row4	1813090084	8/9/2021 6:43PM	62.114.22.13	
Traditional Memory Buffer		StarRocks Memory Buffer		
178 Row1 8/9, 87.	1782398467		1782398467	
	8/9/2021 4:36PM	sossion id	1763409210	
	87.10.109.110	session_id	1097619092	
Row2	1763409210		1813090084	
	8/9/2021 4:52PM		8/9/2021 4:36PM	
	19.127.112.98	timestamo	8/9/2021 4:52PM	
Row3	1097619092	timestamp	8/9/2021 5:15PM	
	8/9/2021 5:15PM		8/9/2021 6:43PM	
	10.98.72.46		87.10.109.110	
Row4	1813090084		19.127.112.98	
		source_ip		
Row4	8/9/2021 6:43PM		10.98.72.46	





Database Vectorized: Column Layout













Database Vectorized — Operator




Database Vectorized — Express Compute

Input Null — Output Null

Col 3 = Col 1 + Col 2







Database Vectorized: SIMD Branch



Branchless Programming in C++ - Fedor Pikus - CppCon 2021 Great Talk

Compute Both Branches + Select

Database Vectorized ——**SIMD Filter**

- for (int i = 0; i < count; ++i) { if (input[i] >= limit) *outputp++ = input[i]; }
- for (int i = 0; i < count; i += 4) {

 - __m128 result = LeftPack(mask, val);
 - _mm_storeu_ps(output, result);

 $__m128 val = _mm_load_ps(input + i);$ __m128 mask = _mm_cmpge_ps(val, _mm_set1_ps(limit));

output += _popcnt(_mm_movemask_ps(mask));



Database Vectorized ——**SIMD Filter**









Database Vectorized: Shuffle By Column

- Efficient Compress
- Efficient Serde
- Efficient Compute

Raw Data
K4
K5
K1
K3
K2
K6

Shuffle To 3 Destination



BitMask<uint32_t, kWidth> Match(h2_t hash) const { auto match = _mm_set1_epi8((char)hash); return BitMask<uint32_t, kWidth>(

96	96	96	96	96	96	96

```
_mm_movemask_epi8(_mm_cmpeq_epi8(match, ctrl));
```





- BitMask<uint32_t, kWidth> Match(h2_t hash) const {
 - auto match = _mm_set1_epi8((char)hash);
 - return BitMask<uint32_t, kWidth>(
 - _mm_movemask_epi8(_mm_cmpeq_epi8(match, ctrl));



7F	DF	96	32	F1	F8	EB





- BitMask<uint32_t, kWidth> Match(h2_t hash) const {
 - auto match = _mm_set1_epi8((char)hash);
 - return BitMask<uint32_t, kWidth>(



_mm_movemask_epi8(_mm_cmpeq_epi8(match, ctrl)));



BitMask<uint32_t, kWidth> Match(h2_t hash) const { auto match = _mm_set1_epi8((char)hash);

return BitMask<uint32_t, kWidth>(



_mm_movemask_epi8(_mm_cmpeq_epi8(match, ctrl));







Database Vectorization —— Hash Join



hash value computation

Figure 3: Bucket-chain hash table as used in VectorWise. The value space V presented in the figure is in DSM format, with separate array for each attribute. It can also be implemented in NSM, with data stored tuple-wise.

Balancing vectorized query execution with bandwidth-optimized storage



Database Vectorized —— Chunk Size





Database Vectorized Improvement Methods





1 High-Performance Third-Party Lib: Parallel Hashmap

- Parallel Hashmap
- Fmt
- Simdjson
- Hyperscan

Changes from all		
<pre>be/src/ol</pre>	·‡· 3 🔳	~ ·
namespace (51	שכ
	32	31
@@ -141,7 +14	+ ↑	•
	142	41
private:	143	42
HllData	144	43
- std::se		44
+ phmap::	145	
	146	45
// This	147	46
// it d	148	47
std::ve	149	48

Merged





```
aType _type = HLL_DATA_EMPTY;
et<uint64_t> _hash_set;
flat_hash_set<uint64_t> _hash_set;
```

s field is much space consumming(HLL_REGISTERS_COUNT) only when it is really needed. ector<uint8_t> _registers;

3X Performance Improvement



2 Data Structure and Algorithms: Operations On Encoded Data

String Column With Dict Encode



Int Compare is Very Faster Than String



2 Data Structure and Algorithms: Operations On Encoded Data



- Scan
- Filter
- Agg
- Sort
- Join
- String Functions



Select Sum(PV) From Table Group By City, Platform

Aggregate Hash Table With Encoded

Sum						Key(Int)	Sum
40000		St	ring En	code To Tity	vInt	11	10000
30000	•	Faster Scan		12	20000		
20000			Fast Fast	Faster Hash Faster Equal			40000
10000			Faste	r Memcpy		22	30000
Platform	Diction	ary		City Di	ctionary		<u>.</u>
Value	Id			Value	Id		
Android	1			Beijing	1		
Ios	2			Shanghai	2		

3X Performance Improvement For Aggregate



3 Adaptive Strategy: Join Runtime Filter Compute



```
if (selectivity < 0.05) { // very useful filter, could early return
```

Prefer The Low Selectivity Filter

. / \



4 SIMD Optimization: Improve Ascii Substring char tail_has_error = 0; for (size_t i = 0; i < len; i++) {</pre> tail_has_error |= src[i]; return !(tail_has_error & 0x80); Validate Ascii String Ascii Chars From 0x00 To 0x7F __m256i has_error = _mm256_setzero_si256(); **if** (len >= 32) { for (size_t i = 0; i <= len - 32; i += 32) {</pre> ___m256i current_bytes = __mm256_loadu_si256((const ___m256i* has_error = _mm256_or_si256(has_error, current_bytes);

```
int error_mask = _mm256_movemask_epi8(has_error);
```

5X Performance Improvement



5 C++ Low level Optimization

- Inline
- Loop Optimization
- Unrolling
- Resize No Initialize
- Copy To Move
- Std::vector
- Compile-time Computation

S DATA ROCKS



5 C++ Low level Optimization: Remove Unnecessary Copy

col->append(&bitmap);

Reduce 2 Copy

col->append(std::move(bitmap));



- void serialize_to_column(FunctionContext* ctx, ConstAggDataPt BitmapValue bitmap = this->data(state);
 - BitmapColumn* col = down_cast<BitmapColumn*>(to);

void serialize_to_column(FunctionContext* ctx, ConstAggDataPtr __rest

- BitmapColumn* col = down_cast<BitmapColumn*>(to);
- BitmapValue& bitmap = const_cast<BitmapValue&>(this->data(state))

1X Performance Improvement





6 Memory Manage: HLL Memory Manage

- Allocate By Chunk
- Reuse Memory

+	<pre>HyperLogLog::~HyperLogLog() {</pre>
+	<pre>if (_registers.data != nullptr</pre>
+	<pre>ChunkAllocator::instance()</pre>
+	}
+ }	}
+	
	<pre>// Convert explicit values to regis // NOTE: this function won't modify /oid HyperLogLog::_convert_explici DCHECK(_type == HLL_DATA_EXPLIC << "_type(" << _type <<</pre>
-	<pre>_registers.clear();</pre>
—	_registers.resize(HLL_REGISTER
+	<pre>DCHECK_EQ(_registers.data, nul</pre>
+	<pre>ChunkAllocator::instance()->al</pre>
+	<pre>memset(_registers.data, 0, HLL_</pre>
+	



```
g() {
!= nullptr) {
instance()->free(_registers);
```

```
es to register format, and clear explicit values.
/on't modify _type.
rt_explicit_to_register() {
DATA_EXPLICIT)
<< _type << ") should be explicit(" << HLL_DATA_EXPLICIT << ")";
.L_REGISTERS_COUNT, 0);
.data, nullptr);
ance()->allocate(HLL_REGISTERS_COUNT, &_registers);
ta, 0, HLL_REGISTERS_COUNT);
```

5X Performance Improvement



7 CPU Cache Optimization: Why

Table 2.2 Example Time Scale of System Latencies

Event

1 CPU cycle

Level 1 cache access

Level 2 cache access

Level 3 cache access

Main memory access (DRAM, from CPU)

Solid-state disk I/O (flash memory)

Rotational disk I/O

Internet: San Francisco to New York

Internet: San Francisco to United Kingdom

Internet: San Francisco to Australia

TCP packet retransmit

OS virtualization system reboot

SCSI command time-out

Hardware (HW) virtualization system reboo

Physical system reboot

	Laten	cy	Sc	aled
	0.3	ns	1	s
	0.9	ns	3	s
	2.8	ns	9	S
	12.9	ns	43	s
	120	ns	6	min
	50-150	μs	2–6	days
	1–10	ms	1–12	months
	40	ms	4	years
	81	ms	8	years
	183	ms	19	years
	1–3	s	105-317	years
	4	s	423	years
	30	s	3	millennia
ot	40	s	4	millennia
	5	m	32	millennia



7 CPU Cache Optimization: Why

CPU Bound

Memory Bound

The Performance Bottleneck Will Vary

VS





7 CPU Cache Optimization

- Improve Locality (Spatial And Temporal)
- Align The Code And Data
- Reduce Memory Footprint
- Block
- Prefetch

S DATA ROCKS



7 CPU Cache Optimization: Hardware Prefetch



Hardware Prefetch







7 CPU Cache: Hash GroupBy

template <typename Func> void compute_agg_states(size_t chunk_size, const Columns& key_colum Buffer<AggDataPtr>* agg_states) { for (size_t i = 0; i < column->size(); i++) { FieldType key = column->get_data()[i]; auto iter = hash_map.lazy_emplace(key, [&](const auto& ctor (*agg_states)[i] = iter->second;



7 CPU Cache: Batch Hash And Prefetch Value (More Better)

```
for (size_t i = 0; i < column->size(); i++) {
#define PRECOMPUTE_HASH_VALUES(column, prefetch_dist)
                                                                                          PRECOMPUTE_HASH_VALUES(column, AGG_HASH_MAP_DEFAULT_PREFETCH_DIST);
    size_t const column_size = column->size();
                                                                                          for (size_t i = 0; i < column_size; i++) {</pre>
    size_t* hash_values = reinterpret_cast<size_t*>(agg_states->data());
                                                                                              PREFETCH_HASH_VALUE();
    {
                                                                                              FieldType key = column->get_data()[i];
         const auto& container_data = column->get_data();
                                                                                              auto iter = hash_map.lazy_emplace(key, [&](const auto& ctor) { ctor(key, allocate_func()); });
         for (size_t i = 0; i < column_size; i++) {</pre>
                                                                                              auto iter = hash_map.lazy_emplace_with_hash(key, hash_values[i],
             size_t hashval = hash_map.hash_function()(container_data[i]); \
                                                                                                                                    [&](const auto& ctor) { ctor(key, allocate_func());
                                                                                              (*agg_states)[i] = iter->second;
             hash_values[i] = hashval;
                                                                                          ٦
                                                                                                                           • Must Be Useful
    size_t __prefetch_index = prefetch_dist;
#define PREFETCH_HASH_VALUE()
                                                                                                                           • Need Right Time
    if (__prefetch_index < column_size) {</pre>
         hash_map.prefetch_hash(hash_values[__prefetch_index++]); \
    }
```

40% ~ 50% Performance Improvement

- Need Right Distance





Profile Tools: godbolt.org

E	COMPILER Add More	Benchmark you
C++ s	ource #1 ×	
A ▪	B Save/Load + Add new ▼ ♥ Vim 戶 CppInsights N Quick-bench (14)	, 2) C++
1	<pre>void batch_update1(int* res, int col[],int size) {</pre>	
2	<pre>int tmp{};</pre>	20 J
3	<pre>for(int i = 0;i < size; ++i) {</pre>	
4	<pre>tmp += col[i];</pre>	
5	}	
6	<pre>*res += tmp;</pre>	
7	}	
8		
9		
10	<pre>void batch_update2(int*restrict res, int col[],int size) {</pre>	
11	<pre>for(int i = 0;i < size; ++i) {</pre>	
12	<pre>*res += col[i];</pre>	
13	}	
14	}	

r code on	lline at <mark>Qu</mark>	ick Bench! ×	Sponsors intel. PC-lint Solidands Share - Policies .	Other T
\Box ×	x86-64 gc	c 10.3 (C++, Editor a	#1, Compiler #1) ×	
-	x86-64 g	cc 10.3	 ✓ -O3 -mavx2 	•
and (A- ¢	Output 👻 🍸 F	ilter 🔻 📕 Libraries 🕂 Add new 👻 🖌 Add tool 🖛	
	1	batch_update1	(int*, int*, int):	L Lands, and the form of the second s
	2	mov	ecx, edx	No rel art, commun PE (red) art, prant, part, primer PE (reacting, incl. mart, part) art, part art, part art, part art, part, part, incl. browner, part, part, incl.
	3	test	edx, edx	ide, max ide, end ide, end, ide ide ide
	4	jle	<u>.L7</u>	(, min , minut PTE (ystavited) sit, protect) sit, rest sit, re
	5	lea	eax, [rdx-1]	- rid , rid () , rid () , rid () , rid () , rid , rid , rid () , rid ,
- 11	6	cmp	eax, 6	↓ vid ↓ vid ↓ constant (video field) vid, (video field) vid, (video field) vid, (video field) video field video f
	7	jbe	<u>.18</u>	2, 2000 FR (viewies) Jan FR (vie, so
	8	shr	edx, 3	000 FT [1/40], ees 40, etc. 13 inter 13 inter 14
- 11	9	mov	rax, rsi	2018
	10	vpxor	xmm1, xmm1, xmm1	<pre>f, rdl mt, commun PE (rec) d</pre>
	11	sal	rdx, 5	add, match, match - add, match, match - add, match, match - add, match, match - add, match
	12	add	rdx, rsi	Ar, 2000 FTR (pilovide)) Ar, 2000 FTR (pilovide)) Alia Al
	13	.L5:		(a) ((b) ((b) ((b) ((b) ((b) ((b) ((b) (
	14	vmovd	qu xmm2, XMMWORD PTR [rax]	14 m mil 14 m mil 14
	15	vinse	rtil28 ymm0, ymm2, XMMWORD PTR [rax+16], 0x1	n, mm re pop, en
	16	bbs	rax. 32	<u>5</u>

https://godbolt.org/



Profile Tools: quick-bench

Quick C++ Benchmark \mathbf{x}

```
void batch_update1(int* res, int col[], int size);
 1
    void batch_update2(int* res, int col[],int size);
 2
     void batch_update3(int* __restrict res, int* __restrict col,int size);
 3
     static void BatchUpdateVec(benchmark::State& state) {
       int arrayx[4096];
       int result_val = 0;
       for (auto _ : state) {
        batch_update1(&result_val, arrayx, 4096);
        benchmark::DoNotOptimize(result_val);
10
11
      }
12
13
     // Register the function as a benchmark
     BENCHMARK(BatchUpdateVec);
14
15
     static void BatchUpdateNoVec(benchmark::State& state) {
16
      int arrayx[4096];
17
18
       int result_val = 0;
19
       for (auto _ : state) {
20
        batch_update2(&result_val, arrayx, 4096);
        benchmark::DoNotOptimize(result_val);
21
22
       }
23
     BENCHMARK(BatchUpdateNoVec);
24
25
26
     static void BatchUpdateRestrict(benchmark::State& state) {
27
28
       int arrayx[4096];
29
       int result_val = 0;
       for (auto _ : state) {
30
        batch_update3(&result_val, arrayx, 4096);
31
        benchmark::DoNotOptimize(result_val);
32
33
      }
34
35
     BENCHMARK(BatchUpdateRestrict);
36
```

https://quick-bench.com





Profile Tools: Perf

PID	USER	VIRT	RES	CPU%	MEMIS	TIME+	Connand
27983	root	3233M	204M	147.	2.7	2:10.50	/usr/lib/jvm/java
28004	root	3233M	204M	144.	2.7	2:02.60	/usr/lib/jvm/java
28173	root	63488	4992	95.0	0.1	0:02.68	ab -k -c 100 -n 1
28170	root	24660	2176	3.0	0.0	0:00.62	htop
2730		202M	58668	0.0	0.8	2h31:25	/apps/epic/perl/b
2752	bgregg-tr	151M	1030R	0.0	A.1	1648+36	nostgres: bgregg-
28000	root						<pre>sr/lib/jvm/java</pre>
1	root	1		ា		~ ~	bin/init
341	root	τc	סכ).]	TT	OD.	start-udev-brid
346	root	-	- 1-	/ -		- 5	bin/udevd —dae
357	The Real Property lies in the left			_			
		23944	1104	0.0	0.0	0:00.21	upus-daemon sys
408	root	21464	792	0.0	0.0	0:00.21	dous-daemon — sys /sbin/udevd — dae
408 549	root root	21464 15192	792	0.0	0.0	0:00.00	<pre>dous-daemon —sys /sbin/udevd —dae upstart-socket-br</pre>
408 549 612	root root root	21464 15192 7268	792 392 1028	0.0 0.0 0.0	0.0 0.0 0.0	0:00.21 0:00.00 0:00.00 0:00.24	<pre>dous-daemon — sys /sbin/udevd — dae upstart-socket-br dhclient3 — e IF_M</pre>
408 549 612 644	root root root	21464 15192 7268 50036	792 392 1028 2920	0.0 0.0 0.0 0.0	0.0 0.0 0.0 0.0	0:00.21 0:00.00 0:00.00 0:00.24 0:00.06	<pre>dous-daemon —sys /sbin/udevd —dae upstart-socket-br dhclient3 —e IF_M /usr/sbin/sshd —D</pre>
408 549 612 644 772	root root root root root	21464 15192 7268 50036 14508	792 392 1028 2920 956	0.0 0.0 0.0 0.0 0.0	0.0 0.0 0.0 0.0 0.0	0:00.21 0:00.00 0:00.00 0:00.24 0:00.06 0:00.00	/sbin/udevd —dae upstart-socket-br dhclient3 —e IF_M /usr/sbin/sshd —D /sbin/getty —8 38
408 549 612 644 772 777	root root root root root	21464 15192 7268 50036 14508 14508	792 392 1028 2920 956 952	0.0 0.0 0.0 0.0 0.0 0.0	0.0 0.0 0.0 0.0 0.0 0.0	0:00.21 0:00.00 0:00.24 0:00.05 0:00.00 0:00.00	/sbin/udevd —dae upstart-socket-br dhclient3 -e IF_M /usr/sbin/sshd -D /sbin/getty -8 38 /sbin/getty -8 38



CPU Tools



Profile Tools: VTune



S DATA ROCKS



Profile Tools: VTune

6		
7		
8	d update_batch_single_state(FunctionContext* ct;	
'9	AggDataPtr state) co	
0	[[maybe_unused]] const InputColumnType* column	
1	<pre>const auto* data = column->get_data().data();</pre>	
2	<pre>ImmediateType local_sum{};</pre>	
13	<pre>for (size_t i = 0; i < batch_size; ++i) {</pre>	
4	if constexpr (pt_is_datetime <pt>) {</pt>	
5	<pre>local_sum += data[i].to_unix_second();</pre>	
6	<pre>} else if constexpr (pt_is_date<pt>) {</pt></pre>	
7	<pre>local_sum += data[i].julian();</pre>	
8	<pre>} else if constexpr (pt_is_decimalv2<pt>)</pt></pre>	
9	<pre>local_sum += data[i];</pre>	
0	<pre>} else if constexpr (pt_is_arithmetic<pt>)</pt></pre>	
1	<pre>local_sum += data[i];</pre>	
2	<pre>} else if constexpr (pt_is_decimal<pt>) {</pt></pre>	
3	<pre>local_sum += data[i];</pre>	
14	} else {	
15	<pre>// static_assert(pt_is_fixedlength<pt></pt></pre>	
16	}	
17	}	
18	<pre>this->data(state).sum += local_sum;</pre>	
9	<pre>this->data(state).count += batch_size;</pre>	
00		

	0x22d7c30		Block 1:	
	0x22d7c30	81	movq (%rcx), %rax	
	0x22d7c33	78	mov %rdx, %rsi	
	0x22d7c36	81	movq 0x10(%rax), %rax	
	0x22d7c3a	83	test %rdx, %rdx	
	0x22d7c3d	83	<u>jz 0x22d7c80 <block 6=""></block></u>	
	0x22d7c3f		Block 2:	
	0x22d7c3f	83	lea (%rax,%rdx,8), %rdx	
	0x22d7c43	82	pxor %xmm0, %xmm0	
	0x22d7c47	82	nopw %ax, (%rax,%rax,1)	
	0x22d7c50		Block 3:	
	0x22d7c50	91	pxor %xmm1, %xmm1	
	0x22d7c54	83	add \$0x8, %rax	
H	0x22d7c58	91	cvtsi2sdq -0x8(%rax), %xmm1	
L	0x22d7c5e	91	addsd %xmm1, %xmm0	
Г	0x22d7c62	83	cmp %rax, %rdx	
	0x22d7c65	83	<u>jnz 0x22d7c50 <block 3=""></block></u>	
L	0x22d7c67		Block 4:	
	0x22d7c67	98	addsdq (%r8), %xmm0	
Ŀ	0x22d7c6c	99	addq %rsi, 0x8(%r8)	
Ŀ	0x22d7c70	98	movsdq %xmm0, (%r8)	
	0x22d7c75	100	retq	
Ŀ	0x22d7c76		Block 5:	
	0x22d7c76	100	nopw %ax, (%rax,%rax,1)	
	0x22d7c80		Block 6:	
1				1

10.9%

5.9%



Profile Tools: Toplev



https://github.com/andikleen/pmu-tools/wiki/toplev-manual



Profile Tools: BOLT

- Code Layout
- Link-Time Optimization (LTO)
- Profile-Guided Optimization (PGO)



https://github.com/facebookincubator/BOLT

Fig. 1: Example of a compilation pipeline and the various alternatives to retrofit sample-based profile data.



Profile Tools: BOLT



https://github.com/facebookincubator/BOLT





StarRocks Database Vectorized



Database Vectorized







Thinking — The Underlying Principle Is Similar

CPU Frontend CPU Backend

Query Plan

VS

Query Execution

S DATA ROCKS


Thinking — High Performance Database Need

Materialized View

Pipeline Parallel

Intelligent Scheduler

Data Structure

Algorithms

Async

MPP

SIMD





S DATA ROCKS



Thinking — **Fuse Vectorized And Compilation**

- Complex Expression
- UDF, UDAF, UDTF
- Sort, Aggregate
- GPU



Thinking — Accelerate Database With GPU Or FPGA



IO Intensive



Thinking — **To Be Impossible**

- 探险思维
- 第一性原理
- 奇迹思维
- 解决者思维
- 证伪思维
- 压力测试
- 迭代思维







Some Resources: Performance Optimization & Vectorized

- 数据库学习资料
 - 性能优化
 - Profile 工具
 - CPU 微架构
 - CPU Cache
 - 向量化
- How To Build A Fast DataBase

S DATA ROCKS





Thanks



